﻿1
00:00:26,826 --> 00:00:26,881
“

2
00:00:26,882 --> 00:00:26,937
“L

3
00:00:26,938 --> 00:00:26,993
“Le

4
00:00:26,994 --> 00:00:27,049
“Lev

5
00:00:27,050 --> 00:00:27,105
“Leve

6
00:00:27,106 --> 00:00:27,160
“Level

7
00:00:27,161 --> 00:00:27,216
“Level 

8
00:00:27,217 --> 00:00:27,272
“Level a

9
00:00:27,273 --> 00:00:27,328
“Level as

10
00:00:27,329 --> 00:00:27,384
“Level ass

11
00:00:27,385 --> 00:00:27,440
“Level asse

12
00:00:27,441 --> 00:00:27,496
“Level asses

13
00:00:27,497 --> 00:00:27,552
“Level assess

14
00:00:27,553 --> 00:00:27,608
“Level assessm

15
00:00:27,609 --> 00:00:27,664
“Level assessme

16
00:00:27,665 --> 00:00:27,720
“Level assessmen

17
00:00:27,721 --> 00:00:27,775
“Level assessment

18
00:00:27,776 --> 00:00:27,831
“Level assessment”

19
00:00:27,832 --> 00:00:27,887
“Level assessment” 

20
00:00:27,888 --> 00:00:27,943
“Level assessment” t

21
00:00:27,944 --> 00:00:27,999
“Level assessment” ta

22
00:00:28,000 --> 00:00:28,055
“Level assessment” tab

23
00:00:28,056 --> 00:00:28,456
“Level assessment” tab

24
00:00:28,481 --> 00:00:34,647
One  tool for evaluating the binary inputs that should be preserved during the test is “level assessment”.

25
00:00:34,672 --> 00:00:40,543
In “level assessment” tab, the binary situation of the device inputs can be assessed at the start of a “state”.

26
00:00:40,568 --> 00:00:43,014
An example is provided for this process.

27
00:00:43,038 --> 00:00:46,570
First three “states” are created in the window “table view”.

28
00:00:46,595 --> 00:00:51,469
then, the range of voltage signals are inserted as “30” v in  “state1”.

29
00:00:51,493 --> 00:00:54,825
The value of “4” s is inserted in the  “trigger”.

30
00:00:54,849 --> 00:01:00,545
Then, the value of “10” v is inserted in “state2” and its time is set as “3” second.

31
00:01:00,569 --> 00:01:06,042
The value of “30” v is inserted in “state3” and its time is set as “4” seconds.

32
00:01:06,066 --> 00:01:10,696
In the following, by clicking “hardware configuration” in the tab “analog out”,

33
00:01:10,728 --> 00:01:13,061
current signals become deactivated.

34
00:01:13,085 --> 00:01:19,784
The binary inputs 3 and 4 can be activated in the tab “binary/analog input” in “binary-input target”; then

35
00:01:19,808 --> 00:01:21,238
they are assigned a name.

36
00:01:21,262 --> 00:01:24,424
Here, the type of binary inputs is set as “dry”.

37
00:01:24,448 --> 00:01:29,287
Then in the window “measurement view”, click on tab “level assessment”.

38
00:01:29,311 --> 00:01:35,319
In this tab by clicking “state name”, the names of the existing “states” are inserted in “table view”.

39
00:01:35,344 --> 00:01:40,750
This name is uneditable. Note that in this tab, you cannot add a line manually.

40
00:01:40,824 --> 00:01:49,039
In the“level assessment” tab , the right click tool is deactivated, and for every “state” in the window “table view”, a line has been created in this tab.

41
00:01:49,087 --> 00:01:55,114
So, the number of assessments in this section depends on the number of “states” existing in the  “table view” window.

42
00:01:55,138 --> 00:01:58,708
The result of assessment is presented in the  “assessment” column.

43
00:01:58,732 --> 00:02:06,285
The value of time tolerance for assessment of the zero or one level of the binary input is entered into the column “tolerance”.

44
00:02:06,309 --> 00:02:17,377
It can be simply stated that assessment of the level of every signal at the right and left sides of the starting point of every state depends on the value of time tolerance specified in this part.

45
00:02:17,401 --> 00:02:23,253
Suppose that the value of 30 ms is inserted as the tolerance of a binary input,

46
00:02:23,277 --> 00:02:28,793
the figure presents the schematic level assessment of the signal of this binary input.

47
00:02:29,261 --> 00:02:40,166
As it is obvious, level assessment at the two sides of state2 is done by a time tolerance of 30 ms in order to check the condition specified for this assessment;

48
00:02:40,190 --> 00:02:43,901
for example the level of the binary input should be equal to 1.

49
00:02:43,958 --> 00:02:52,586
As assumed, if the considered condition is that the level of Trip signal should be equal to 1 for state2, the result of assessment will be passed.

50
00:02:52,619 --> 00:02:54,760
Specifying the binary levels

51
00:02:54,790 --> 00:03:01,687
In the  “level assessment” tab, the number of binaries defined in “hardware configuration”, column is added with the same name.

52
00:03:01,711 --> 00:03:08,367
In this part, you can set the level one or zero regardless of the binary level condition i.e. X.

53
00:03:08,391 --> 00:03:13,820
In this film, the goal is the assessment of the level one of the binary 3 (Trip) in “state2”.

54
00:03:13,844 --> 00:03:22,149
Suppose that the level of binary 3 before and after the second “state” is equal to one for “40” ms and assessment result is pass.

55
00:03:22,201 --> 00:03:31,481
For this purpose, the value of “40” ms is inserted in “state2” in the field “tolerance”, and the level one is inserted in the field “Trip” (binary 3).

56
00:03:31,505 --> 00:03:37,392
A comment about the assessment can be inserted in “user comment” that is also used in the output report.

57
00:03:37,417 --> 00:03:39,543
Then run the test

58
00:03:43,488 --> 00:03:48,150
After the test, assessment is done and the result is presented in “assessment”.

59
00:03:48,174 --> 00:03:51,533
As seen in “signal view”, before and after the “state2”,

60
00:03:51,557 --> 00:03:58,444
binary one has been preserved for at least “40” ms. So, the result of assessment is “pass”.

